CIRCUIT COMPLEXITY AND PROBLEM STRUCTURE IN HAMMING SPACE

KOJI KOBAYASHI

ABSTRACT. This paper describes about relation between circuit complexity

and accept inputs structure in Hamming space by using almost all monotone

circuit that emulate deterministic Turing machine(DTM).

Circuit family that emulate DTM are almost all monotone circuit family

except some NOT-gate which connect input variables (like negation normal

form (NNF)). Therefore, we can analyze DTM limitation by using this NNF

Circuit family. NNF circuit family cannot compute sandwich structure effec-

tively (Sandwich structure is two accept inputs that sandwich reject inputs in

Hamming space). So NNF circuit have to use unique AND-gate to identify

each different vector of sandwich structure. That is, we can measure problem

complexity by counting different vectors.

Some dicision problem have characteristic in sandwich structure. Different

vectors of Negate HornSAT prob- lem are at most constant length because

we can delete constant part of each negative literal in Horn clauses by using

definite clauses. Therefore, number of these different vector is at most polyno-

mial size. The other hand, we can design problem with coding theory. For the

example, we design new problem by using linear coding which expand vector

space.

1. Introduction

In this paper, we consider the relation between circuit complexity and accept in-

puts structure in Hamming space by using almost all monotone circuit that emulate

deterministic Turing machine (DTM). For example, we analyze Negation HornSAT

problem complexity and design new problem that include high complexity.

Date: 2018-04-15.

In computational complexity, we use circuit family to analyze problem complexity, and we find out some result such as  $PARITY \notin AC_0$  [Ajtai, Furst],  $CLIQUE \notin mP$  monotone circuit family with polynomial size [Razborov]. The purpose of this paper is to provide new approach to analyze problem complexity by corresponding problem input structure in Hamming space and gate in circuit family which emulate DTM.

# 2. NNF CIRCUIT FAMILY

First, we define NNF circuit family that is almost all monotone circuit. Explained in book [Sipser] Circuit Complexity section, Circuit family can emulate DTM only using NOT-gate in changing input values  $\{0,1\}$  to  $\{01,10\}$ . This "almost all monotone circuit family" have simple structure like monotone circuit family.

# Definition 2.1.

We will use the terms;

"NNF Circuit Family" as circuit family that have no NOT-gate except connecting INPUT-gates directly (like negation normal form).

"Input variable pair" as output pair of INPUT-gate and NOT-gate  $\{01, 10\}$  that correspond to an input variable  $\{0, 1\}$ .

Figure 2.1 is example of a NNF circuit.

# Theorem 2.2.

Let  $t: N \longrightarrow N$  be a function where  $t(n) \ge n$ .

If  $A \in TIME\left(t\left(n\right)\right)$  then NNF circuit family can emulate DTM that compute A with  $O\left(t^{2}\left(n\right)\right)$  gate.

*Proof.* This Proof is based on [Sipser] proof. See [Sipser] for detail.

NNF circuit family can emulate DTM by computing every step's cell values (and head state if head on the cell). Figure 2.2 shows part of a NNF circuit block diagram.




FIGURE 2.1. NNF circuit

Input of this circuit is modified  $w_1 \cdots w_n$  to  $c_{1,1} \cdots c_{1,n}$ , and finally output result at  $c_{out} = c_{t(n),1}$  cell. This circuit emulate DTM behavior, so  $c_{u,v}$  compute cell's state of step u from previous step cell  $c_{u-1,v}$  and each side cells  $c_{u-1,v-1}, c_{u-1,v+1}$  (because head affect at most side cells in each step).

Figure 2.3 shows example of  $c_{u,v}$  sub circuit that transition function is "if state is  $q_k$  and tape value is 0, then move +1 and change state to  $q_m$ ". This circuit shows one of transition configuration which  $(c_{u-1,v-1},c_{u-1,v},c_{u-1,v+1})=(q_k0,q_-0,q_-0)$ .  $q_-$  means "no head on the cell".

Each OR-gate  $\vee_{w,q}$  in  $c_{u,v}$  correspond to every step's cell condition (cell value w, and head status q if head exist on the  $c_{u,v}$  cell), and output 1 if and only if  $c_{u,v}$  cell satisfy corresponding condition. Previous step's  $\vee$  output in  $c_{u-1,v-1}$ ,  $c_{u-1,v}$ ,  $c_{u-1,v+1}$  are connected to next step's AND-gate  $\wedge_{\delta}$  in  $c_{u,v}$  with transition wire.




FIGURE 2.2. NNF circuit block diagram

Each  $\wedge_{\delta}$  correspond to transition function  $\delta$ , and each  $\wedge_{\delta}$  output correspond to each transition function's result of  $c_{u,v}$ . To simplify, NNF circuit include separate three gates  $\wedge_{\delta,-1}$ ,  $\wedge_{\delta,0}$ ,  $\wedge_{\delta,+1}$  according to head exists position  $c_{u-1,v-1}$ ,  $c_{u-1,v}$ ,  $c_{u-1,v+1}$ , and special transition function  $\delta_{-}$  which correspond to no head transition (keep current tape value). So  $\wedge_{\delta}$  in  $c_{u,v}$  output 1 if and only if previous step's  $\vee$  output in  $c_{u-1,v-1}$ ,  $c_{u-1,v}$ ,  $c_{u-1,v+1}$  satisfy transition function  $\delta$  condition. Each transition functions affect (or do not affect) next step's condition, so  $\wedge_{\delta}$  output is connected to  $\vee_{w,qm}$  in  $c_{u,v}$  and decide  $c_{u,v}$  condition. Because DTM have constant number of transition functions, NNF can compute each step's cell by using constant number of AND-gates and OR-gates (without NOT-gate).




Figure 2.3.  $c_{u,v}$  circuit

First step's cells are handled in a special way. Input is  $\{0,1\}^*$  and above monotone circuit cannot manage 0 value. So NNF circuit compute  $\{0,1\}^* \longrightarrow \{01,10\}^*$  by using NOT-gate.

# Corollary 2.3.

NNF circuit family can compute P problem with polynomial number of gates of input length.

Confirm NNF circuit family behavior. We define some term that decide relation of inputs.

# Definition 2.4.

We will use the term;




FIGURE 2.4. First step

"Neighbor input (pair)" as accept inputs pair that no accept inputs exists between these accept input in Hamming space.

"Boundary input (set) of neighbor input" as reject inputs that exist between neighbor inputs in Hamming space.

"Different variables" as all difference part of values in neighbor input pair.

"Different vector" as vector and inverse vector pair which start and end point is neighbor input pair in Hamming space. To simplify, we use  $\overline{1} = -1$ .

"Neighbor distance" as different vector length.

"Sandwich structure" as connected graph which nodes are accept inputs in Hamming space.

Figure 2.5 shows example of sandwich structure which neighbor input pair is 0000111110011000 and 000000000000000000. In this case, \_\_\_\_11111\_\_11\_\_\_

Sandwich Structure

(Reject Input)

# Neighbor Input (Accept Input) Different variables one of input variable pair (Accept Input) 0000 11111 1001 1000 Same variables 0000 1111 1001 1000 all input pettern between neighbor input 0000 10000 0000 0000 Boundary Input Boundary input have some variables which

FIGURE 2.5. Sandwich structure

different from "different variables" in neighbor input.

and  $_{---00000}_{-00}_{-00}$  are different variables, and (0000111110011000) and (0000 $\overline{111110011000}$ ) are different vector, neighbor distance is 7.

"Effective circuit of accept input t" as one of minimal sub circuit in NNF circuit that decide circuit output as 1 with accept input t. Effective circuit do not include gates which output 0, or even if gate change output 0 and effective circuit keep output 1.

Figure 2.7 shows example of effective circuit which circuit is 2.1 and input is  $\{x_1, x_2, x_3\} = \{1, 1, 0\}$ . Dotted gates do not affect OUTPUT-gate even if the gate negate output, so effective circuit do not include them.

### Theorem 2.5.

All input variable pair of different variables join at OR-gate in effective circuit.

# Different Vector in Hamming Space




Figure 2.6. Different vector

*Proof.* Because all input variable pair is  $\{01, 10\}$  and do not include 11 in every input. NNF circuit is almost monotone circuit, so effective circuit have to to join another accept input  $\{01, 10\}$  at OR-gate to connect OUTPUT-gate.

Figure 2.8 shows example of effective circuit which circuit is 2.1 and input are  $\{x_1, x_2, x_3\} = \{1, 1, 0\}, \{0, 0, 1\}$ . Effective circuit include one of input variable pair, and other side of variable pair do not become 1 in same input. So AND-gate cannot meet another effective circuit.

# Theorem 2.6.

NNF circuit have at least one unique AND-gate which correspond to different vector to differentiate neighbor input and boundary input.

# **INPUT**




FIGURE 2.7. Effective circuit

*Proof.* Mentioned above 2.5, all accept input variable pair of different variables join at OR-gate. Because NNF circuit is almost all monotone circuit, there are a) b) case to join effective circuits;

- a) some partial different variables meet at AND-gate, and join at OR-gate these AND-gate output, and meet at AND-gate all OR-gate output. (see 2.8)
- b) all different variables meet at AND-gate, and join at OR-gate after meeting AND-gate. (see 2.9)

Case a), because no boundary input become accept input, some OR-gate which join different variables become 0 if input is boundary input. That is, effective circuit become 0 if some of these OR-gate become 0, and become 1 if all of these OR-gate become 1. Therefore, it is necessary that effective circuit include AND-gate that meet all these OR-gate which join all different variables (like 2.8). Such AND-gate




FIGURE 2.8. Different variable pair

become 1 if and only if input include different variables of one side of neighbor input pair. Each pair of different variables correspond to different vector, so the AND-gate correspond to different vector.

Case b), some AND-gate become 1 if and only if input include one side of different variables. Therefore, trunk of these AND-gate does not become 1 if input AND-gate does not include these different variables. Each pair of different variables correspond to different vector, so the AND-gate correspond to different vector.

Therefore, NNF circuit have at least one unique AND-gate that correspond to different vector to differentiate neighbor input and boundary input.  $\Box$ 

NNF circuit can emulate DTM in polynomial size, and NNF circuit include unique AND-gate that correspond to different vector. Therefore, we can measure problem complexity by counting different vector in problem's sandwich structure.




FIGURE 2.9. Example of b)

# 3. Negation HornSAT

Consider different vector in actual problems. Let consider Negation HornSAT problem  $\overline{HornSAT}$ .  $\overline{HornSAT}$  can delete som negative literal which correspond definite clauses. This means that each  $\overline{HornSAT}$  accept input are close each other in Hamming space. In fact, we can close neighbor distance within constant distance by devising  $\overline{HornSAT}$  description.

# Definition 3.1.

We will use the term  $\overline{HornSAT}$  as problem if and only if Horn CNF is  $\bot$ . In  $\overline{HornSAT}$ , we use special description as following;

 $x_i$ : Variables in  $\overline{HornSAT}$ . i in  $x_i$  is variable code, and x in  $x_i$  is constant code. Negative literal  $\overline{x}$  is constant code which length is same as x.

 $\perp_i$ : Disabled Variables in  $\overline{HornSAT}$  that  $\perp_i = \perp$ .  $\perp$  in  $\perp_i$  is constant code which length is same as x.

-: Ignored filler code in  $\overline{HornSAT}$ .

All another symbol  $\land \lor$  () are also constant length code which is same as x.

# Theorem 3.2.

In  $\overline{HornSAT}$ , there is some sandwich structure which neighbor distance is at most constant size, and number of different vector is atmost polynomial size.

*Proof.* Let  $t = x_i \wedge (\overline{x_i} \vee \cdots) \wedge \cdots \in \overline{HornSAT}$ . can reduce another  $t' = x_i \wedge \overline{t}$  $(\bot_i \lor \cdots) \land \cdots \in \overline{HornSAT}$  because we can delete all literal  $\overline{x_i}$  by using definite clauses  $x_i$ . Neighbor distance between t, t' is constant because difference between  $\overline{x_i}$ and  $\perp_i$  is constant part of  $x, \perp$ . Because all  $\perp_i = \perp$ , we can reduce all  $\perp_i \rightarrow \cdots \rightarrow$  $\perp \perp \rightarrow \perp$  by overwriting – at most constant size in each steps, and each neighbor distance are at most constant. That is, we can reduce t' to  $t'' = x_i \land (\bot \lor \cdots) \land \cdots \in$  $\overline{HornSAT}$  with overwriting constant distance.

The other hand, we can apply above steps all reduction of negative literals. When some clauses have no variables like  $(\bot \lor \cdots \lor \bot)$ , we can overwrite any code in formula because the formule is  $\bot$ . Therefore, all of  $\overline{HornSAT}$  have neighbor input that distance is at most constant.

Consider number of  $\overline{HornSAT}$  different vectors. Let different distance is constant k. Because different distance is k, number of different vector is combination of different variables  $\binom{n}{k}$  and combination of variables pair in constant code  $2^k$ .  $\binom{n}{k} \times 2^k = \frac{n!}{k! \times (n-k)!} \times 2^k \leq O\left(n^k\right)$ 

$$\binom{n}{k} \times 2^k = \frac{n!}{k! \times (n-k)!} \times 2^k \le O\left(n^k\right)$$
Therefore we obtain theorem.

4. Design high complexity problem

Consider designing high complexity problem. Mentioned in this paper, computational complexity correspond to problem structure in Hamming space, especially number of different vector. Therefore, we can design high complexity problem by designing high cardinal number of different vector.

We use linear code to design high cardinal number of different vector. Linear code have high symmetry with linearity of codes, so we can code with high efficiency and compact. Point of linear code is base vector, and these base vector are correspond to different vector of each codes. So we can make high complexity problem by expanding linear code that switch base vector with inputs.

# Definition 4.1.

We will use the tenrm;

"BSPLC" as problem with input w and input length |w| which check code which d is redundant symbol length, u is code, and |u| is code length;

$$w = uu_1 \cdots u_d$$

$$d = O\left(\left(\log|w|\right)^k\right) (k : \text{constant that } k > 1)$$

$$u = mR, \ u(z) = z^d m(z) + R(z),$$

$$|u| = \frac{|w|}{2}, \ |u_i| = \frac{|w|}{2} \times \frac{1}{d}$$

and check code u with minimal polynomial f(x) and polynomial solution  $\alpha^{u_1} \cdots \alpha^{u_d}$ .

# Theorem 4.2.

$$BSPLC \in PH$$

*Proof.* We can compute constant altanavite Turing Machine (ATM) by computing following way.

- a) Select minimal polynomial f(x) as existence.
- b) Check polynomial solution  $\alpha$  as following;

Reject w if 
$$\alpha^{2|u|-1} \neq 1$$
.

Select 
$$\alpha^r$$
 (0 < r < 2 |u| - 1) as universal, and reject  $f(x)$  if  $\alpha^r = 1$ 

c) Check code formula u(z) by using  $\alpha^{u_1} \cdots \alpha^{u_d}$ .

We can compute above procedure in polynomial step with constant altanation.

# Theorem 4.3.

BSPLC have over polynomial number of different vector.

*Proof.* Mentioned above 4.1, BSPLC have many linear space that correspond to  $\alpha^{u_1} \cdots \alpha^{u_d}$ . That is, BSPLC change base vector that check code u. So BSPLC have different vector that vector component is base vector and  $\alpha^{u_1} \cdots \alpha^{u_d}$ . Because each linear code have each base vector of complement of  $\alpha^{u_1} \cdots \alpha^{u_d}$ . So number of different vector in total BSPLC is;

$$2^{\min(d,|u|)} = 2^{O((\log|w|)^k)}$$
$$= |w|^{O((\log|w|)^{k-1})} > O(|w|^c)$$

Therefore, number of different vector in BSPLC is over polynomial size, and we obtain theorem.

### References

[Sipser] Michael Sipser, (translation) OHTA Kazuo, TANAKA Keisuke, ABE Masayuki, UEDA Hiroki, FUJIOKA Atsushi, WATANABE Osamu, Introduction to the Theory of COMPUTATION Second Edition, 2008

[Ajtai] Ajtai, M. Komlós, J. and Szemerédi, E.: An  $0(n \log n)$  sorting network, STOC(1983).

[Furst] Furst, M. Saxe, J.B. and Sipser, M.: Parity, circuits, and the polynomial-time hierarchy Mathematical Systems Theory(1984)

[Razborov] Razborov, A.: Lower bounds on the monotone complexity of some Boolean functions.

Mathematics of the USSR(1985)