Authors: Donghwi Park
Various lattice mismatches at room temperature and 750 °C in van der Waals (vdW) heterostructures of semiconductors were calculated. These calculations propose new substrate for 2D semiconductor synthesis. It is reported that aligned vertical 2D/3D semiconductor heterostructure is synthesysed in lattice matched system. In this article, Various lattice mismatch at room temperature and 750 °C in van der Waals (vdW) heterostructures of semiconductor was calculated. The calculation proposes new substrate for 2D semiconductor synthesis. This calculation suggests MoSe2/ZnO is a lattice-matched 2D/3D semiconductor heterostructure with low mismatch.
Comments: 11 Pages.
[v1] 2017-04-12 23:00:49
Unique-IP document downloads: 7 times
Add your own feedback and questions here:
You are equally welcome to be positive or negative about any paper but please be polite. If you are being critical you must mention at least one specific error, otherwise your comment will be deleted as unhelpful.