Interrupt controller is designed with the concept of priority based selection of peripherals which requires immediate attention or service. Here AHB is optimized to interface with VIC to initiate data transfer on the AHB. Both read and write cycles are designed with AHB bus.
Comments: 8 Pages.
[v1] 2016-01-09 22:15:09
Unique-IP document downloads: 183 times
Add your own feedback and questions here:
You are equally welcome to be positive or negative about any paper but please be polite. If you are being critical you must mention at least one specific error, otherwise your comment will be deleted as unhelpful.