Data Structures and Algorithms


Vectored Interrupt Controller Implementation of Advanced Bus Architecture on FPGA

Authors: Vasanth H, A.R.Aswath

Interrupt controller is designed with the concept of priority based selection of peripherals which requires immediate attention or service. Here AHB is optimized to interface with VIC to initiate data transfer on the AHB. Both read and write cycles are designed with AHB bus.

Comments: 8 Pages.

Download: PDF

Submission history

[v1] 2016-01-09 22:15:09

Unique-IP document downloads: 443 times is a pre-print repository rather than a journal. Articles hosted may not yet have been verified by peer-review and should be treated as preliminary. In particular, anything that appears to include financial or legal advice or proposed medical treatments should be treated with due caution. will not be responsible for any consequences of actions that result from any form of use of any documents on this website.

Add your own feedback and questions here:
You are equally welcome to be positive or negative about any paper but please be polite. If you are being critical you must mention at least one specific error, otherwise your comment will be deleted as unhelpful.

comments powered by Disqus