Digital Signal Processing


A Simple Pseudorandom Bit Generator using Frequency Controlled Digital Chaos

Authors: Sai Venkatesh Balasubramanian

A novel kind of chaos, digital chaos is proposed, and an extremely simple circuit to generate frequency controlled digital chaos using two XOR gates driven by three square signals with mismatched frequencies and duty cycles is designed and implemented in FPGA, with the basic principle that the XOR being a difference circuit, amplifies the mismatches, leading to chaos generation. The presence of chaos is ascertained using Lyapunov Exponent and the effect of driving signal frequency on the chaotic nature is studied. The generated chaotic bit sequence is then tested for randomness using standard tests from the NIST Test Suite. It is found that the generated digital chaotic bit sequence is indeed random, proving capability of the proposed circuit as a pseudo random bit generator for computing and communication applications.

Comments: 4 Pages.

Download: PDF

Submission history

[v1] 2015-10-28 20:32:55

Unique-IP document downloads: 92 times is a pre-print repository rather than a journal. Articles hosted may not yet have been verified by peer-review and should be treated as preliminary. In particular, anything that appears to include financial or legal advice or proposed medical treatments should be treated with due caution. will not be responsible for any consequences of actions that result from any form of use of any documents on this website.

Add your own feedback and questions here:
You are equally welcome to be positive or negative about any paper but please be polite. If you are being critical you must mention at least one specific error, otherwise your comment will be deleted as unhelpful.

comments powered by Disqus