Digital Signal Processing


Soliton based Return to Zero Logic using 180nm CMOS

Authors: Sai Venkatesh Balasubramanian

A Return-to-Zero Logic consisting of Soliton based clock is proposed, and is seen to exhibit more robustness in propagation through interconnects compared with conventional square pulses at microwave and illimetre wave frequencies. The generation of solitons using the nonlinearity of a single transistor is discussed and various combinational and sequential logic circuits based on soliton logic are implemented and characterized using Deep Submicron VLSI SPICE implementations at 180nm CMOS Technology. In addition, Pulse Compression based on single transistor is also discussed. The simplicity of implementation of the soliton logic, coupled with the compatibility with existing CMOS technologies form the key highlights of the present work, paving the way for a futuristic low distortion computing era.

Comments: 12 Pages.

Download: PDF

Submission history

[v1] 2015-10-27 09:04:47

Unique-IP document downloads: 58 times is a pre-print repository rather than a journal. Articles hosted may not yet have been verified by peer-review and should be treated as preliminary. In particular, anything that appears to include financial or legal advice or proposed medical treatments should be treated with due caution. will not be responsible for any consequences of actions that result from any form of use of any documents on this website.

Add your own feedback and questions here:
You are equally welcome to be positive or negative about any paper but please be polite. If you are being critical you must mention at least one specific error, otherwise your comment will be deleted as unhelpful.

comments powered by Disqus